EDA.PCB.CAM
Multisim & Ultiboard (Circuit Design Suite) PowerPro 13.0.1
To facilitate the development process , National Instruments provides an opportunity for all developers of electrical circuits and printed circuit boards, professors and students to join in the online community NI Circuit Design Community. On this resource you can share your sketches, prototypes , patterns , and discuss various nuances of the development with colleagues around the world . Using the capabilities of NI Circuit Design Community. you can get access to resources that will significantly simplify the process of creating and implementing your projects .
Extras. Information : National Instruments has released new versions of software packages NI Multisim and NI Ultiboard. Recent versions have increased functionality, new user interface and supports more than 300 new components from leading manufacturers. With our new design and prototyping of electrical circuits can be carried out much more quickly and with greater accuracy .
In Circuit Design Suite 13.0.1 fixed:
Multisim ( 30)
Bug ID Description
351776 Printing in Black and White removes text.
383,114 Hyphen in model name prevents table view of SPICE parameters.
448013 Cannot unpack projects to another drive location other than where it was created from.
451958 Adding a model from a component can cause mapping errors.
453679 RefDes sometimes becomes incorrect after gate swaps and gate optimizations from the Advanced RefDes configuration dialog.
452928 Annotation sometimes does not find a specific footprint and will pick an incorrect footprint instead.
351727 Editing a selection font, changes font of all components placed after it.
451442 Swapping sections with different models for a multisection component will lead to errors.
443556 Netlist view window sometimes does not display data after selecting regenerate netlist.
366729 Pasting different connector types with the same name to a new design renames the connectors.
447805 Swapping RefDes's using Advanced RefDes Configuration will sometimes produce duplicate RefDes's.
358433 The lock subcircuit restriction does not seem to apply to hierarchical blocks.
429068 In a multisection component, changing its footprint pinout breaks mappings for any sections from there on.
439226 Ladder diagram fails to simulate due to large resistor in NC and NO contacts.
445183 Unable to replace the footprint of an interactive component from the spreadsheet view.
440274 Multisim Full edition should not have the Model Maker button active.
445770 Back annotating to Multisim when a component is not found in the database will sometimes lead to a crash.
443648 DC operating point failure fallback method sometimes produces inconsistent results.
443867 Cannot replace a multisection component after the third attempt.
443230 Netlist errors when one section of a component doesn't have a model.
274991 The size of a model seems to affect the time it takes to open its property window.
274589 Component wizard does not warn user if. Subckt is not terminated with. Ends.
442364 RefDes duplication sometimes happens after component replace.
441098 Interactive DC sources sometimes do not preserve slider position on import.
423563 SVG circles are always imported with radii multiple of 3 with OECL import.
429474 Negative temperature coefficient for a resistor is causing simulation error.
438559 Sometimes Multisim is unable to edit the user fields for a corporate database.
274687 Multisim does not import OrCAD file correctly sometimes.
435191 IRAM section of MCU memory view is not being displayed properly.
422,933 Multisim cannot communicate with some boards using Xilinx ISE 12.4.
Ultiboard ( 19)
Bug ID Description
456570 Some landpattern changes in Ultiboard sometimes do not correctly backannotate to Multisim.
456503 3D DXF files do not export board thickness correctly.
452986 NC Drill settings are not restored from scheme file if NC drill window is open.
453023 Cancelling netlist editor dialog makes hidden changes to grouped net settings.
453286 Net settings for clearances does not always properly adhered to.
450388 Ultiboard design file sometimes gets corrupted after importing a bitmap file.
450425 Ultiboard security copy file sometimes gets overwritten by a corrupt file.
449740 Trace width changes in Net Group dialog not working for Edu, Full or Student tiers.
447448 Forward annotating a file with a ground net may sometimes lead to a crash.
443872 Unable to ungroup a group comprising of only attributes.
443838 Number of layers in the place powerplane dialog box doesn't match the design toolbox.
447750 A DRC is not generated whenever a trace crosses a round board outline and a net.
442363 Text attributes disappear when multiple text attributes are grouped together.
440757 Gerber files are sometimes being exported incorrectly due to default imperial precisions.
439841 DXF data doesn't appear on the workspace when the 'closed polyline to polygon "is checked.
439868 Creating a rounded rectangle custom pad image with modified xy coordinates will not show it properly once placed.
440292 Autorouter sometimes does not work correctly with custom pads.
443226 Swapping layers no longer auto deleting vias.
406117 Confusing Labels In Select Groups for Replica Place Dialog.
Download uploaded
http://uploaded.net/file/slomr7vm/Circuit_Design_Suite_13.0.1.part1.rar
http://uploaded.net/file/7orwxvyt/Circuit_Design_Suite_13.0.1.part2.rar
Download rapidgator
http://rg.to/file/6693115403a0b2c083d5261e00261545/Circuit_Design_Suite_13.0.1.part1.rar.html
http://rg.to/file/7ff1e56e62af35878ab639ccacea8115/Circuit_Design_Suite_13.0.1.part2.rar.html
Related articles
Comment/コメント
Comment list/コメントリスト
- No comments/コメントはありません